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Abstract. This paper presents a practical method of po-
tential replacement of several different Quasi-Cyclic Low-
Density Parity-Check (QC-LDPC) codes with one, with the 
intention of saving as much memory as required to imple-
ment the LDPC encoder and decoder in a memory-con-
strained System on a Chip (SoC). The presented method 
requires only a very small modification of the existing 
encoder and decoder, making it suitable for utilization in 
a Software Defined Radio (SDR) platform. Besides the 
analysis of the effects of necessary variable-node value 
fixation during the Belief Propagation (BP) decoding algo-
rithm, practical standard-defined code parameters are 
scrutinized in order to evaluate the feasibility of the pro-
posed LDPC setup simplification. Finally, the error per-
formance of the modified system structure is evaluated and 
compared with the original system structure by means of 
simulation. 
Keywords 
LDPC code shortening, System on a Chip, fixed 
nodes decoder, Adaptive Coding and Modulation. 
1. Introduction 
The shortening of Reed Solomon (RS) codes presents 
a known and widely used technique of code parameter 
adaptation for practical implementations. It has been well 
described in literature [1]. On the other hand, a similar 
method adapted for the use with the more modern Low-
Density Parity-Check (LDPC) codes is a relatively recent 
topic. A theoretical approach regarding various shortening 
algorithms for selecting the optimal subset of variable 
nodes to be fixed has been thoroughly evaluated in [2] and 
[3]. This paper elaborates on this analysis by providing 
insight not just regarding the code structure, but also 
analyzing the effect of variable node value fixation on 
practical Belief Propagation (BP) decoding algorithms. 
Moreover, this text focuses on the even more practical 
approach – evaluation of potential LDPC decoder with 
respect to the limitations of a resource limited System on 
a Chip (SoC) implementation. Such devices usually im-
plement IEEE 802.15.4 standard [4], with different For-
ward Error Correction (FEC) schemes – the current version 
of the standard specifies the use of RS code along with 
an optional internal Convolutional Code. Considering the 
experience with other standards, such as IEEE 802.16 [5] 
and IEEE 802.11 [6], it is reasonable to evaluate the possi-
bility of future inclusion of the LDPC code family to FEC 
techniques used in low-resource standards and systems. 
Our theoretical method is in some aspects similar to the 
LDPC code puncturing method presented in [7] and further 
analyzed in [8], while being different in one key aspect – 
the fixed bits are always part of the information portion of 
the codeword, so their value is always known, thus ena-
bling to initialize the prior Log Likelihood Ratios (LLRs) 
of the fixed bits to infinite confidence, instead of zero. 
This paper focuses on preliminary evaluation of the 
potential of LDPC code utilization in the context of a very 
resource-constrained platform. The next section reintro-
duces the topic of LDPC codes with focus on the practical 
Quasi-Cyclic LDPC (QC-LDPC). The third section re-
views the code shortening technique and proposes a de-
tailed adaptation algorithm to be used with LDPC codes in 
both the transmitter and receiver. The third section also 
provides some insights into the operation of the Min-Sum 
decoding algorithm and the effects of node value fixation 
(necessary for code shortening) on the values being 
exchanged between the nodes during the message passing 
decoding algorithm. The fourth section discusses practical 
issues, such as the potential for simplification of the stan-
dard-defined [5] LDPC code set. The fifth section evalu-
ates the decoding error performance by means of simula-
tions and compares the achieved performance with the 
original system. The final section contains a brief summary 
and concludes the paper. 
2. LDPC Codes Review 
This section provides a brief recapitulation of known 
LDPC terminology required in the following sections. The 
LDPC code is a Linear Block Code (LBC) defined by its 
sparse parity check matrix H [9], such as the one depicted 
in Fig. 1. According to Fig. 1, for purpose of formulation 
of decoder equations, the columns of this matrix will be 
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indexed by col and rows by row. As with any LBC, basic 
code parameters can be summarized in a triplet (n, k, dmin) 
or pair (n, k); where n denotes the codeword length, k the 
number of information symbols and dmin the minimum code 
distance. Symbols N(row) and M(col) define the so called 
neighborhoods – a set of nodes incident with a given 
check- or variable-node; where crow denotes the row-th 
check-node and vcol the col-th variable-node. 
( ) ( ) { }
( ) ( ) { }
2 2 3 6
4 3
1 1 0 0 1 0
0 1 1 0 0 1 2 , ,
1 0 1 1 0 0
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Fig. 1.  Example of a small parity check matrix of a (6, 3) code 
along with neighborhoods for variable node col = 4 
and check node row = 2. 
The graphical representation of the parity check ma-
trix is called a Tanner graph. This is a bipartite graph con-
sisting of two types on nodes – variable nodes each corre-
sponding to codeword bits, and check nodes each associ-
ated with a parity equation. Tanner graph edges always 
connect a check node with variable nodes that participate 
in its parity equation. Tanner graph for the parity check 
matrix from Fig. 1 is depicted in Fig. 2. 
 
Fig. 2.  Tanner graph for the code defined by H matrix in 
Fig. 1. 
The main purpose of the Tanner graph is to visualize 
the LDPC code structure in order to support definition and 
visualization of various LDPC decoding schemes. More 
details regarding the LDPC code structure and decoding 
are provided by [9]. 
3. LDPC Code Shortening 
The main idea of LDPC code shortening is similar to 
the known methods of RS code shortening [1]: the selected 
bits of the data words are assumed fixed, usually but not 
necessarily set to zero. Their value is defined in advance 
before the encoding in the transmitter and also known in 
advance to the receiver. These bits cannot be used to trans-
mit useful information. Their purpose is merely to enable 
utilization of a code with given parameters (n, k) in situa-
tion where a code with different parameters (n’, k’) would 
be more appropriate. Fixed bits are inserted to data stream 
and after encoding they are discarded so that they are not 
transmitted at all. 
This transformation is widely used with RS codes to 
overcome their limitations, where codeword length n is 
bound to the size of the underlying Galois Field [1]. This 
paper elaborates on the novel idea of using a similar tech-
nique with LDPC codes [2], [3]. In this context, the pro-
posed idea can be utilized for practical purpose of system 
complexity reduction, and also potential improvement of 
the decoder error performance. These two potential im-
provements are analyzed in the following sections.  
The focus of this section is the thorough description 
of technical steps necessary to implement the proposed 
modification. The channel models can be Binary Symmet-
ric Channel (BSC) if hard-decision is made before decod-
ing (used with bit-flipping decoders) or Adaptive White 
Gaussian Noise (AWGN) channel for a more advanced 
Soft-Input Soft-Output (SISO) log-likelihood BP decoding. 
The model shown in Fig. 3 represents a simple standard 
along with usual symbol notation [9]. 
 
Fig. 3.  The system model for a noisy AWGN channel with 
SISO decoder. TX-transmitter, RX-receiver, CH-chan-
nel, i-information word, c-codeword, s-transmitted 
signal, n-noise signal, r-received signal, z-codeword 
estimation, i’-information word estimation. 
The process description of modified LDPC code 
shortening in the transmitter and corresponding inverse 
process in the receiver provided in the next subsection is 
referred to as Algorithm A1.  
3.1 Algorithm A1: 
1. TX: Set part of the data bits to zero in the transmitter 
before encoding. These bits are to be called fixed bits 
with f denoting their number. 
2. TX: Encode the whole data word with a systematic 
LDPC code.  
3. TX: Discard the redundant filler bits of the systematic 
part of the codeword – the all zero part.  
4. TX: Transmit the shortened codeword.  
5. RX: Insert appropriate filler values to the systematic 
part of the received noisy codeword in the receiver. 
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6. RX: Decode noisy codeword using original decoder 
with unchanged parameters.  
7. RX: Discard redundant filler values. 
For convenience, the process is also depicted in Fig. 4, 
with focus on visualizing the insertion and discarding of 
the filler bits before and after LDPC encoding, along with 
the equivalent processes in the receiver. The left side of the 
picture shows standard system operation – without code 
shortening, while the right side shows the process flow in 
a system implementing the described algorithm A1. 
 
Fig. 4.  Principle of LDPC code shortening by fill and removal 
of meaningless filler bits fixed in value. Standard 
system (left). System with LDPC shortening (right).  
The “n.” abbreviates “noisy” – for SISO decoding this 
means LLR values constructed from noisy channel 
observations, Rc – code rate. 
There are some important implications rising from 
code shortening: regarding the useful data being transmit-
ted, the new code has a smaller code rate: if the code rate 
of the original code is Rc, defined by the fraction k/n, then 
by using f filler bits, the new code rate R’c will be equal to 
 
cc Rfn
fkR <
−
−
=
' . (1) 
When comparing two codes similar in structure to the 
extent that all other concerns can be regarded insignificant, 
it is important to realize, that the code with smaller code 
rate should perform better in terms of error ratio – more 
specifically in higher Signal-to-Noise Ratio (SNR) range of 
the waterfall curve, where the coding gain offsets the drop 
of Eb (Energy per bit) associated with code rate drop (in 
case assuming the data rate remains constant). 
3.2 LDPC Decoding 
At first glance it would seem that the fixed filler bits 
hide a potential not only for improving the error capability 
of the code, but of the decoding as well. The error decod-
ing properties of the code itself have been analyzed in 
detail in publications [2] and [3]. However, the decoding 
algorithm is a slightly different topic from the code itself. 
Therefore it is reasonable to evaluate this eventuality in 
detail. Intuitive approach unfolds as follows: since the 
fixed filler bits are not transmitted at all, no channel noise 
affects them, and so the perfect values of received symbols 
(+1 or -1 when using BPSK modulation - Binary Phase-
Shift Keying) can be inserted in the receiver. When com-
puting the channel LLR values, the variance of channel 
noise for these symbols ın2 is zero which results in infinite 
values of their LLR metric: 
 
2
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rrLLR
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where r is the received channel sample as shown in Fig. 3. 
The infinite confidence seems promising, since based on 
the BP one might expect that this confidence will improve 
the decoding itself, by propagating some of this confidence 
to other variable nodes containing usable data. While this 
intuition seems interesting, a detailed analysis provided in 
the following subsection reveals that this improvement 
does not occur. 
On the other hand, as also our simulations in later 
sections will confirm, there is indeed an improvement in 
the waterfall curve when using fixed nodes. However, this 
improvement originates from the lower code rate Rc’, more 
specifically from the fact that there is a relatively higher 
number of parity bits per really transmitted data bit. (In 
absolute values, there are just few data bits transmitted 
while the number of parity bits remains the same). 
3.3 Analysis of Min-Sum Decoding 
While the intuition regarding the infinite confidence 
in the fixed filler nodes would suggest the propagation of 
this confidence to other nodes, thus improving the overall 
decoding, this section contradicts the intuition by means of 
a sophisticated example. First we review the operation of 
prominent and most widely used BP based (Sum-Product 
and Min-Sum) SISO decoding algorithm [9], [10]. The 
decoding is iterative, where each iteration consists of two 
steps: the horizontal step, conforming to one parity equa-
tion in which variable nodes send their extrinsic informa-
tion Lrow,col to other variable nodes using the interconnec-
tions defined by a check node; the vertical step where these 
messages are collected across all parity equations defined 
by code structure to form a final posterior LLR estimate. 
The Sum-Product algorithm defines the horizontal 
step equation [9]: 
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with symbols N(row) and M(col) already defined in Sec. 2,  
(j) is the index of decoding iteration and symbols Lrow,col 
and Zrow,col are the messages exchanged between variable 
nodes: Zrow,col is the log-likelihood ratio defining that the 
col-th bit of the input data has the value 0 versus 1, given 
the information obtained via the check nodes other than 
check node row. Lrow,col is the LLR where the condition for 
check node row is satisfied when the input data bit col is 
fixed to value 0 versus value 1 and the other bits are inde-
pendent with LLRs Zrow,col’ , col? ∈ N(row) \ col [10]. It is 
necessary to realize, that equation (3) is really a shorthand 
for many equations - one for each check node and each 
incident variable node set. This is elaborated in further 
subsections. For the majority of practical decoders this 
equation is often approximated by a computationally much 
simpler equation omitting the expensive hyperbolic tangent 
functions [9]: 
 ( )( ) ( -1) ( 1), , ' , '
' ( )\ ' ( )\
sgn minj j jrow col row col row col
col N row col col N row col
L Z Z −
∈ ∈
? ?? ?
= × ? ?? ? ? ?? ? ? ?
∏ . (4) 
The second step in the iterative LDPC decoding algorithm 
is the simple vertical (per variable node) summation of 
extrinsic messages to produce final posterior LLR estimate: 
 ( ) (0) ( )
',
' ( )
j j
col col row col
row M col
Z Z L
∈
= + ? . (5) 
The effect of the infinite confidence of fixed-value 
nodes on Min-Sum decoding procedure can be nicely 
demonstrated by a simple example E1 in the following sub-
section. 
3.4 Example E1 
For the LDPC code defined in Fig. 1 and second row 
of parity check matrix H (row = 2), equation (4) can be 
rewritten in the following way: First, let variable nodes v2 
and v3 contain real channel observations so that their LLR 
metrics, denoted z2 and z3, will be finite values. On the 
other hand, let v6 be a fixed node with infinite absolute 
confidence z6. This translates to the messages propagated 
between the variable nodes in horizontal step. First, value 
row = 2 is substituted into (4) which really defines three 
equations – each for one variable node in the role of re-
ceiver of the message Lrow,col. For simplicity, we now ig-
nore the signs of the messages: 
 
{ }for (2) 2,3,6
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L Z
∈ =
−
∈
= . (6) 
Values Zrow,col are initialized to channel observation 
zcol before the first iteration which makes all values 
Zrow,6 = z6 infinite. 
Further by substituting values of col we get three 
equations: 
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From (7) to (9) it is now clear, that whenever the infinity 
value of Zrow,6 enters the minimum operator, it will be dis-
carded in favor of smaller amplitude values. Thus the infi-
nite confidence of the fixed nodes, that intuitively seemed 
very promising in delivering potentially extra error cor-
recting capability, is effectively discarded right in the first 
half (horizontal step) of the first decoder iteration. 
The horizontal step is followed by the vertical sum-
mation (5) for each variable node, independent of other 
variable nodes. Therefore the variable Z6(1) remains infin-
ity, while all others Zcol(1) remain unaffected by the infinite 
confidence of Z6(0). This remains true for all other itera-
tions, regardless of their number.? 
Example E1 can be easily generalized for any LDPC 
code, provided that the degree of each check node is larger 
than 1, which is very much the case for all practical LDPC 
codes. This shows how and why the infinite confidence 
doesn’t really translate to improve decoding under Min-
Sum algorithm, which is later confirmed by simulations. 
4. Practical Considerations 
The simple design presented in the previous section 
has some interesting implications for communication stack 
implementations on a resource-constrained SoC. One of the 
goals of a modern Physical (PHY) layer implementation is 
to provide a good ACM – an Adaptive Coding and Modu-
lation scheme that responds to dynamically changing mo-
bile channel conditions by adjusting the parameters of error 
control code and modulation scheme, in order to provide 
a consistent Bit Error Rate (BER) and Frame Error Rate 
(FER) to upper layers. In industry-wide communication 
standards such as IEEE 802.16e [5] and IEEE 802.11ac [6] 
this is achieved by specifying several codes along with the 
set of their supported parameters. For instance, there are 6 
different LDPC codes with 4 different code rates specified 
for use in [5], along with a set of 19 different codeword 
lengths. Each one of the codes is defined by its parity 
check matrix that needs to be stored in memory. Given the 
limited resources of a SoC, this may be a considerable 
problem. In this section we analyze the possibility of im-
plementing just one of the LDPC codes and using the pro-
posed method to obtain codes with different parameters by 
shortening of the single implemented code. The main pur-
pose is to analyze all code parameters given in a communi-
cation standard and to evaluate what percentage of these 
codes can be replaced. A second goal is to provide a simple 
tabular overview of which exact code parameters can be 
implemented in this way.  
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First it is necessary to review the structure of LDPC 
codes used in modern communication standards. The H 
matrix’s size is quite large, with number of variable nodes 
going to thousands. Therefore a compressed form of H 
matrix is usually required. The structure of the H matrix is 
defined by its partitioning to smaller square submatrices P, 
either all zero, or rotated identity matrices. H matrix can be 
easily written in the compressed form as show in Fig. 5 [5]. 
?
?
?
?
?
?
?
?
?
?
?
?
?
?
?
?
=
−−−−−−−
−−
−−
−−
1,12,12,11,10,1
1,22,22,21,20,2
1,12,12,11,10,1
1,02,02,01,00,0
,
...
..................
...
...
...
pbpbbbb
pp
pp
pp
pb
PPPPP
PPPPP
PPPPP
PPPPP
H  
Fig. 5.  Compressed format of H matrix using rotation 
submatrices P, b-number of submatrix rows, p-number 
of submatrix columns. 
The whole code structure can then be expressed by a 
much smaller integer-valued compact model matrix Hb,p, 
where each integer value represents a circular shift in the 
appropriate rotation matrix P. Six different LDPC codes 
and 19 different codeword lengths are standardized in [5]. 
Table 1 provides a basic overview of the codes, along with 
their compressed model matrix sizes. The different code-
word (and also dataword) lengths are implemented by 
expanding these matrices by a factor z ranging from 24 to 
96. This defines a total set of 114 similar LDPC codes with 
a very flexible range of parameters.  
 
 
Code Hb,p matrix size [kb × np] 
H min. 
size [k × n] 
H max. 
size [k × n] 
Rate 1/2 12 × 24 288 × 576 1152 × 2304 
Rate 2/3 A  8 × 24 192 × 576  768 × 2304 
Rate 2/3 B  8 × 24 192 × 576  768 × 2304 
Rate 3/4 A  6 × 24 144 × 576  576 × 2304 
Rate 3/4 B  6 × 24 144 × 576  576 × 2304 
Rate 5/6  4 × 24  96 × 576  384 × 2304 
Tab. 1.  Overview of basic codes in standard [5]. The minimum 
and maximum code sizes are determined by possible 
values of the expansion factor z. 
While the flexibility of code parameters is appreci-
ated, practical applications can perform quite well with 
only a small subset of this very large code parameter range. 
For the actual full size matrix H parameters k and n are 
determined from the size of the associated model matrix 
Hb,p and the size of the expansion factor z by (11). 
 ( )( )( ) ,expand b pk nk n b p×× =H H , (10) 
 pb nznkzk ⋅=⋅= ,  (11) 
where the conceptual expansion operation was described 
before. The possibility of various LDPC code parameters 
implemented by using just one code (with code rate 
Rcb = 5/6) was analyzed with complete result summariza-
tion covering all the 114 codes provided in Tab. 2. The 
table is organized in four composite-columns, each one 
giving code parameters n, k, (n – k) or f, of a target code, 
with target code rates Rc = {5/6, 3/4, 2/3, 1/2}. The purpose 
of this table is to provide information whether or not the 
target code can be implemented by shortening of the stan-
dard-defined highest code rate code (Rcb = 5/6) defined in 
the first composite column. If it can be replaced, also the 
value f is nonzero and specifies the number of filler bits 
that must be shortened from the basis code. 
For example: The first code of rate Rc = 3/4 would 
have parameters n = 576 and k = 432 defined by the value 
z = 24. As indicated in the table, this can be replaced by 
shortening of a basis code with Rcb = 5/6 and parameters 
ns = 864 and ks = 720. This must be shortened by f = 288 
bits to get the desired (576, 432) code. Since such a basis 
code is part of the standard (such code parameters exist in 
the first composite column), it is possible to replace the 
original code with the shortened version of the basis code. 
The second code of rate Rc = 3/4 would have had parame-
ters n = 672 and k = 504 defined by the value z = 28. To 
replace this code with an equivalent code by shortening 
a basis Rcb = 5/6 code with codeword size ns = 1008 and 
ks = 840 with value f = 336 bits would have to be used. 
However, such a code doesn’t belong to the set of stan-
dard-mandated codeword sizes, and therefore the Rc = 3/4 
code cannot be replaced. This is indicated by setting the 
numbers of ns, ks and f in the second row of the second 
composite column in Tab. 2 to zeros.  
Given a target code with code rate smaller than the 
base rate Rcb, an appropriate basis code with Rcb = 5/6  
can be found by a simple algorithm referred to as 
Algorithm A2. 
4.1 Algorithm A2: 
Compute the values n, k, (n – k) based on basic matrix 
size dimension given in Tab. 1 and expansion factor z. Find 
compatible basis code parameters in the first composite 
column by comparing the (n – k) column. If such a code 
exists in the first composite column of Tab. 2, use its pa-
rameters ns and ks. Compute the number of filler bits f by 
subtracting k from ks. If such a code doesn’t exist, indicate 
this by setting code parameters to zero. 
Tab. 2 provides the results of similar computations for 
all the standard-defined codes. Out of the 76 combinations 
of code rate a codeword length, 35 are implemented using 
only one of the 6 codes specified – the basis code with 
Rc = 5/6. That means 46% of the standard required code 
parameters are covered while saving design complexity. 
This seems like a reasonable tradeoff to be considered in 
future standards. 
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  basis Rc = 5/6 target Rc = 3/4 (A and B) target Rc = 2/3 (A and B) target Rc = 1/2 
 z n k n-k ns ks f ns ks f ns ks f 
1. 24 576 480 96 864 720 288 1152 960 576 1728 1440 1152 
2. 28 672 560 112 0 0 0 1344 1120 672 2016 1680 1344 
3. 32 768 640 128 1152 960 384 1536 1280 768 2304 1920 1536 
4. 36 864 720 144 0 0 0 1728 1440 864 0 0 0 
5. 40 960 800 160 1440 1200 480 1920 1600 960 0 0 0 
6. 44 1056 880 176 0 0 0 2112 1760 1056 0 0 0 
7. 48 1152 960 192 1728 1440 576 2304 1920 1152 0 0 0 
8. 52 1248 1040 208 0 0 0 0 0 0 0 0 0 
9. 56 1344 1120 224 2016 1680 672 0 0 0 0 0 0 
10. 60 1440 1200 240 0 0 0 0 0 0 0 0 0 
11. 64 1536 1280 256 2304 1920 768 0 0 0 0 0 0 
12. 68 1632 1360 272 0 0 0 0 0 0 0 0 0 
13. 72 1728 1440 288 0 0 0 0 0 0 0 0 0 
14. 76 1824 1520 304 0 0 0 0 0 0 0 0 0 
15. 80 1920 1600 320 0 0 0 0 0 0 0 0 0 
16. 84 2016 1680 336 0 0 0 0 0 0 0 0 0 
17. 88 2112 1760 352 0 0 0 0 0 0 0 0 0 
18. 92 2208 1840 368 0 0 0 0 0 0 0 0 0 
19. 96 2304 1920 384 0 0 0 0 0 0 0 0 0 
Tab. 2.  Potential for implementation of the standard defined codes with different code rates with a single code and proposed shortening 
scheme. Zero values indicate that this code parameters cannot be implemented by shortening of the basic Rcb = 5/6 code described in 
Sec. 4. Nonzero values provide the values of parameters of basic Rcb = 5/6 code that must be used to obtain an equivalent-parameters 
code, including the number of bits to shorten f. All desired code parameters are defined by the expansion factor z.  
 
5. Simulation Results 
As already mentioned in the previous sections, the 
infinite confidence of the filler nodes can lead to a wrong 
expectation of improved error performance. This was 
already demonstrated to be wrong for Min-Sum decoding 
algorithm and further analyzed from the code structure 
perspective in [2], [3]. Effects of shortening on different 
decoding schemes have to be analyzed separately. This 
analysis is to be performed in our future work. Despite this 
claim, there is indeed some shift in the waterfall curve 
present if the simulation is not designed carefully. This 
stems from a very simple fact that shortening a code by f 
data bits, while keeping the number of parity bits intact, the 
code rate of the new shortened code is lower than the code 
rate of the original code. This was already explicitly stated 
in equation (1). Therefore, in the following simulations, 
codes with same parameters are compared – one original 
code and one shortened code with the same parameter after 
shortening. Further simulation settings are classical: we 
compare the performance of a BPSK system in AWGN 
channel under the same Min-Sum decoding algorithm with 
5 decoder iterations without any special decoder optimiza-
tion, such as layered decoding. 
Figure 6 provides comparison between Rc = 3/4A 
code, with an Rc = 5/6 code, shortened so that the parame-
ters of each codes are (n = 576, k = 432) and Figure 7 
compares a smaller rate Rc = 2/3B code with an equivalent 
shortened code again with final parameters (n = 576, 
k = 432). Note that because of the lower effective code 
rate, the waterfall curve in Fig. 7 is slightly shifted to the 
left, which is in accordance with coding theory. After 5 
Min-Sum decoder iterations, it is evident, that the water-
fall curves of  these  codes  overlap. No special selection of 
 
Fig. 6.  Comparison of Rc = 3/4A LDPC code with equivalent 
shortened Rc = 5/6 LDPC code – two curves overlap. 
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Fig. 7.  Comparison of Rc = 2/3B LDPC (continuous line) code 
with equivalent Rc = 5/6 LDPC code (dashed) short-
ened to the same coderate – two curves almost overlap. 
meaningless bit positions to be filled with zeros was im-
plemented – the zero fill is one continuous block as shown 
in Fig. 4. Even without any optimization of fill positions, 
performance of the two codes is the same. 
As shown in Fig. 7, the resulting waterfall curves 
almost overlap again. The minor difference comes from the 
slightly different code structures and may be considered 
negligible. This means that the shortened code is just as 
good as the original one, which is not surprising.  
6. Conclusion 
In this paper, we have shown how a time proven 
method of code shortening, used in the area of RS codes, 
can be successfully applied also in a novel different context 
of LDPC codes decoding. We expanded the existing effect 
analysis of shortening on code structure [2], [3] by pro-
viding a simple analysis of the effects of this code modifi-
cation scheme on practical LDPC decoding algorithms, 
such as Min-Sum. A detailed analysis of potential simplifi-
cation of LDPC code set currently used in modern commu-
nication standards is also provided, with results tabulated. 
Our analysis is then complemented by simulation results, 
confirming the theoretically expected effects of the pro-
posed modification on system error performance. 
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